Appendix-CVIP

Appendix C: Tutorial on theUse of Verilog HDL to Simulatea Finite-State Machine DesignC.1INTRODUCTIONThis appendix q...