Appendix D: ImplementingState Machines using VerilogBehavioural ModeD.1INTRODUCTIONIn Chapters 1–5, state machines hav...